

7534 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0099-0300 Rev.3.00 Oct 23, 2006

DESCRIPTION

The 7534 Group is the 8-bit microcomputer based on the 740 family core technology.

The 7534 Group has a USB, 8-bit timers, and an A/D converter, and is useful for an input device for personal computer peripherals.

FEATURES

,	
Basic machine-language instructions	69
• The minimum instruction execution time	0.34 µs
(at 6 MHz oscillation frequency for the	e shortest instruction)
Memory size	
ROM	8K to 16K bytes
RAM	256 to 384 bytes
Programmable I/O ports	28 (36-pin type)
	24 (32-pin type)
	33 (42-pin type)
• Interrupts 1	4 sources, 8 vectors
• Timers	8-hit Y 3

Serial Interface
Serial I/O1 used only for Low Speed in USB
(based on Low-Speed USB2.0 specification)
(USB/UART)
Serial I/O2 8-bit X 1
(Clock-synchronized)
A/D converter 10-bit X 8 channels
Clock generating circuit Built-in type
(connect to external ceramic resonator or quartz-crystal oscillator)
Watchdog timer 16-bit X 1
Power source voltage
At 6 MHz XIN oscillation frequency at ceramic resonator
4.1 to 5.5 V(4.4 to 5.25 V at USB operation)
Power dissipation
● Operating temperature range −20 to 85 °C
(0 to 70 °C at USB operation)
Built-in USB 3.3 V Regulator + transceiver based on Low-Speed
USB2.0 specification

APPLICATION

Input device for personal computer peripherals




Fig. 1 Pin configuration of M37534M4-XXXFP, M37534E8FP




Fig. 2 Pin configuration of M37534M4-XXXGP




Fig. 3 Pin configuration of M37534RSS, M37534M4-XXXSP, M37534E8SP

FUNCTIONAL BLOCK




Fig. 4 Functional block diagram (PRSP0036GA-A package type)




Fig. 5 Functional block diagram (PLQP0032GB-A package type)




Fig. 6 Functional block diagram (PRDP0042BA-A package type)

PIN DESCRIPTION

Table 1 Pin description

Pin	Name	Function	Function expect a port function				
Vcc, Vss	Power source	•Apply voltage of 4.1 to 5.5 V (4.4 to 5.25 V at USB operating) to	Vcc, and 0 V to Vss.				
VREF	Analog reference voltage	•Reference voltage input pin for A/D converter					
USBVREFOUT	USB reference voltage output	•Output pin for pulling up a D- line with 1.5 $k\Omega$ external resistor					
CNVss	CNVss	•Chip operating mode control pin, which is always connected to V	•Chip operating mode control pin, which is always connected to Vss.				
RESET	Reset input	•Reset input pin for active "L"	•Reset input pin for active "L"				
XIN	Clock input	•Input and output pins for main clock generating circuit					
	01 1 1	Connect a ceramic resonator or quartz crystal oscillator between	the Xin and Xouт pins.				
Xout	Clock output	•If an external clock is used, connect the clock source to the XIN p	oin and leave the Χουτ pin open.				
P00-P07	I/O port P0	•8-bit I/O port.	•Key-input (key-on wake up				
		•I/O direction register allows each pin to be individually programmed as either input or output.	interrupt input) pins				
		CMOS compatible input level					
		CMOS 3-state output structure					
		•Whether a built-in pull-up resistor is to be used or not can be determined by program.					
P10/RxD/D-	I/O port P1	•7-bit I/O port	•Serial I/O1 function pin				
P11/TxD/D+		•I/O direction register allows each pin to be individually pro-					
P12/Sclk		grammed as either input or output.	•Serial I/O2 function pin				
P13/SDATA		CMOS compatible input level					
P14/CNTR0		CMOS 3-state output structure	•Timer X function pin				
		•CMOS/TTL level can be switched for P10, P12, P13.					
P15, P16		•When using the USB function, input level of ports P1o and P11 becomes USB input level, and output level of them becomes USB output level.					
P20/AN0-	I/O port P2	•8-bit I/O port having almost the same function as P0	•Input pins for A/D converter				
P27/AN7	'	CMOS compatible input level					
		CMOS 3-state output structure					
P30-P35	I/O port P3	•8-bit I/O port					
		•I/O direction register allows each pin to be individually programmed as either input or output.					
		CMOS compatible input level (CMOS/TTL level can be switched for P36, P37).					
		•CMOS 3-state output structure					
		P30 to P36 can output a large current for driving LED.					
P36/INT1		•Whether a built-in pull-up resistor is to be used or not can be	•Interrupt input pins				
P37/INT ₀		determined by program.					
P40, P41	I/O port P4	•2-bit I/O port					
•		•I/O direction register allows each pin to be individually programm	ned as either input or output				



GROUP EXPANSION

Renesas expands the 7534 group as follow:

Memory type

Support for Mask ROM version, One Time PROM version, and Emulator MCU .

Memory size

ROM/PROM size	8 K to 16 K bytes
RAM size	256 to 384 bytes

Package

PRSP0036GA-A	0.8 mm-pitch plastic molded SOP
PLQP0032GB-A	0.8 mm-pitch plastic molded LQFP
PRDP0042BA-A	42 pin plastic molded SDIP
42SIM	42 pin shrink ceramic PIGGY BACK




Fig. 7 Memory expansion

Currently supported products are listed below.

Table 2 List of supported products

Part number	(P) ROM size (bytes) ROM size for User ()	RAM size (bytes)	Package	Remarks
M37534M4-XXXFP	8192 (8062)	256	PRSP0036GA-A	Mask ROM version
M37534M4-XXXGP	8192 (8062)	256	PLQP0032GB-A	Mask ROM version
M37534M4-XXXSP	8192 (8062)	256	PRDP0042BA-A	Mask ROM version
M37534E4GP	8192 (8062)	256	PLQP0032GB-A	One Time PROM version (blank)
M37534E8FP	16384 (16254)	384	PRSP0036GA-A	One Time PROM version (blank)
M37534E8SP	16384 (16254)	384	PRDP0042BA-A	One Time PROM version (blank)
M37534RSS		384	42S1M	Emulator MCU

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The 7534 Group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the 740 Family Software Manual for details on each instruction set.

Machine-resident 740 family instructions are as follows:

- 1. The FST and SLW instructions cannot be used.
- 2. The MUL and DIV instructions cannot be used.
- 3. The WIT instruction can be used.
- 4. The STP instruction can be used.

[CPU Mode Register] CPUM

The CPU mode register contains the stack page selection bit. This register is allocated at address 003B₁₆.

Note on stack page

When 1 page is used as stack area by the stack page selection bit, the area which can be used as stack depends on RAM size. Especially, be careful that the RAM area varies in Mask ROM version, One Time PROM version and Emulator MCU.




Fig. 8 Structure of CPU mode register

Switching method of CPU mode register

Switch the CPU mode register (CPUM) at the head of program after releasing Reset in the following method.




Fig. 9 Switching method of CPU mode register



Memory

Special function register (SFR) area

The SFR area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 10 Memory map diagram

000016	Port P0 (P0)	002016	USB interrupt control register (USBICON)
00116	Port P0 direction register (P0D)	002116	USB transmit data byte number set register 0 (EP0BYTE)
000216	Port P1 (P1)	002216	USB transmit data byte number set register 1 (EP1BYTE)
000316	Port P1 direction register (P1D)	002316	USBPID control register 0 (EP0PID)
000416	Port P2 (P2)	002416	USBPID control register 1 (EP1PID)
000516	Port P2 direction register (P2D)	002516	USB address register (USBA)
000616	Port P3 (P3)	002616	USB sequence bit initialization register (INISQ1)
000716	Port P3 direction register (P3D)	002716	USB control register (USBCON)
000816	Port P4 (P4)	002816	Prescaler 12 (PRE12)
000916	Port P4 direction register (P4D)	002916	Timer 1 (T1)
000A16		002A16	Timer 2 (T2)
000B16		002B ₁₆	Timer X mode register (TM)
000C16		002C16	Prescaler X (PREX)
000D16		002D16	Timer X (TX)
000E16		002E16	Timer count source set register (TCSS)
000F16		002F16	
001016		003016	Serial I/O2 control register (SIO2CON)
001116		003116	Serial I/O2 register (SIO2)
001216		003216	
001316		003316	
001416		003416	A/D control register (ADCON)
001516		003516	A/D conversion register (low-order) (ADL)
001616	Pull-up control register (PULL)	003616	A/D conversion register (high-order) (ADH)
001716	Port P1P3 control register (P1P3C)	003716	
001816	Transmit/Receive buffer register (TB/RB)	003816	MISRG
001916	USB status register (USBSTS)/UART status register (UARTSTS)	003916	Watchdog timer control register (WDTCON)
001A16	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C16	Interrupt request register 1 (IREQ1)
001D16	USB data toggle synchronization register (TRSYNC)	003D16	
001E ₁₆	USB interrupt source discrimination register 1 (USBIR1)	003E16	Interrupt control register 1 (ICON1)
001F ₁₆	USB interrupt source discrimination register 2 (USBIR2)	003F16	

Fig. 11 Memory map of special function register (SFR)

I/O Ports

[Direction registers] PiD

The I/O ports have direction registers which determine the input/output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output.

When "1" is set to the bit corresponding to a pin, this pin becomes an output port. When "0" is set to the bit, the pin becomes an input port. When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.

If a pin set to input is written to, only the port latch is written to and the pin remains floating.

[Pull-up control] PULL

By setting the pull-up control register (address 001616), ports P0 and P3 can exert pull-up control by program. However, pins set to output are disconnected from this control and cannot exert pull-up control.

[Port P1P3 control] P1P3C

By setting the port P1P3 control register (address 0017₁₆), a CMOS input level or a TTL input level can be selected for ports P1₀, P1₂, P1₃, P3₆ and P3₇ by program.

Then, as for the 36-pin version, set "1" to each bit 6 of the port P3 direction register and port P3 register.

As for the 32-pin version, set "1" to respective bits 5, 6, 7 of the port P3 direction register and port P3 register.




Fig. 12 Structure of pull-up control register




Fig. 13 Structure of port P1P3 control register

Table 3 I/O port function table

Pin	Name	Input/output	I/O format	Non-port function	Related SFRs	Diagram No.
P00-P07	I/O port P0	I/O individual bits	•CMOS compatible input level •CMOS 3-state output	Key input interrupt	Pull-up control register	(1)
P1o/RxD/D-	I/O port P1		•USB input/output level when	Serial I/O1 function input/	Serial I/O1 control	(2)
P11/TxD/D+			selecting USB function	output	register	(3)
P12/SCLK			•CMOS compatible input level	Serial I/O2 function input/	Serial I/O2 control	(4)
P13/SDATA			•CMOS 3-state output	output	register	(5)
P14/CNTR0			(Note)	Timer X function input/output	Timer X mode register	(6)
P15, P16						(10)
P20/AN0- P27/AN7	I/O port P2			A/D conversion input	A/D control register	(7)
P30-P35	I/O port P3					(8)
P36/INT1 P37/INT0				External interrupt input	Interrupt edge selection register	(9)
P40, P41	I/O port P4					(10)

Note: Port P10, P12, P13, P36, P37 is CMOS/TTL level.




Fig. 14 Block diagram of ports (1)

(7) Ports P20-P27 (6) Ports P14 Direction registe Direction register Port latch Data bus Data bus Port latch Pulse output mode A/D converter input Timer output Analog input pin selection bit CNTRo interrupt input-(9) Ports P36, P37 (8) Ports P30-P35 Pull-up control Pull-up control Direction registe Direction register Data bus Port latch Data bus Port latch P37/INTo input level selection bit INT interrupt input (10) Ports P15, P16, P40, P41 Direction register Data bus Port latch *: P10, P12, P13, P36, P37 input levels are switched to the CMOS/TTL level by the port P1P3 control register. When the TTL level is selected, there is no hysteresis characteristics.

Fig. 15 Block diagram of ports (2)

Interrupts

Interrupts occur by 14 different sources: 4 external sources, 9 internal sources and 1 software source.

Interrupt control

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit, and they are controlled by the interrupt disable flag. When the interrupt enable bit and the interrupt request bit are set to "1" and the interrupt disable flag is set to "0", an interrupt is accepted.

The interrupt request bit can be cleared by program but not be set. The interrupt enable bit can be set and cleared by program.

It becomes usable by switching CNTR₀ and A/D interrupt sources with bit 7 of the interrupt edge selection register, timer 2 and serial I/ O2 interrupt sources with bit 6, timer X and key-on wake-up interrupt sources with bit 5, and serial I/O transmit and INT1 interrupt sources with bit 4.

The reset and BRK instruction interrupt can never be disabled with any flag or bit. All interrupts except these are disabled when the interrupt disable flag is set.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt operation

Upon acceptance of an interrupt the following operations are automatically performed:

- 1. The processing being executed is stopped.
- 2. The contents of the program counter and processor status register are automatically pushed onto the stack.
- 3. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 4. Concurrently with the push operation, the interrupt destination address is read from the vector table into the program counter.

Notes on use

When the active edge of an external interrupt (INTo, INT1, CNTRo) is set, the interrupt request bit may be set.

Therefore, please take following sequence:

- 1. Disable the external interrupt which is selected.
- 2. Change the active edge in interrupt edge selection register. (in case of CNTRo: Timer X mode register)
- 3. Clear the set interrupt request bit to "0".
- 4. Enable the external interrupt which is selected.

Table 6 Interrupt vector address and priority

Interrupt course	During at the	Vector addres	sses (Note 1)		Demonto
Interrupt source	Priority	High-order	Low-order	Interrupt request generating conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset input	Non-maskable
UART receive	2	FFFB16	FFFA ₁₆	At completion of UART data receive	Valid in UART mode
USB IN token				At detection of IN token	Valid in USB mode
UART transmit	3	FFF916	FFF816	At completion of UART transmit shift or when transmit buffer is empty	Valid in UART mode
USB SETUP/OUT token Reset/Suspend/Resume				At detection of SETUP/OUT token or At detection of Reset/ Suspend/ Resume	Valid in USB mode
INT ₁				At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
INT ₀	4	FFF7 ₁₆	FFF616	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
Timer X	5	FFF516	FFF4 ₁₆	At timer X underflow	
Key-on wake-up				At falling of conjunction of input logical level for port P0 (at input)	External interrupt (valid at falling)
Timer 1	6	FFF316	FFF216	At timer 1 underflow	STP release timer underflow
Timer 2	7	FFF1 ₁₆	FFF016	At timer 2 underflow	
Serial I/O2				At completion of transmit/receive shift	
CNTR ₀	8	FFEF16	FFEE16	At detection of either rising or falling edge of CNTR ₀ input	External interrupt (active edge selectable)
A/D conversion				At completion of A/D conversion	
BRK instruction	9	FFED16	FFEC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1: Vector addressed contain internal jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.






Fig. 16 Interrupt control




Fig. 17 Structure of Interrupt-related registers

Key Input Interrupt (Key-On Wake-Up)

A key-on wake-up interrupt request is generated by applying "L" level to any pin of port P0 that has been set to input mode.

In other words, it is generated when the AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses ports P00 to P03 as input ports.




Fig. 18 Connection example when using key input interrupt and port P0 block diagram

Timers

The 7534 Group has 3 timers: timer X, timer 1 and timer 2.

The division ratio of every timer and prescaler is 1/(n+1) provided that the value of the timer latch or prescaler is n.

All the timers are down count timers. When a timer reaches "0", an underflow occurs at the next count pulse, and the corresponding timer latch is reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to each timer is set to "1".

Timer 1, Timer 2

Prescaler 12 always counts f(XIN)/16. Timer 1 and timer 2 always count the prescaler output and periodically sets the interrupt request

●Timer X

Timer X can be selected in one of 4 operating modes by setting the timer X mode register.

• Timer Mode

The timer counts the signal selected by the timer X count source selection bit.

Pulse Output Mode

The timer counts the signal selected by the timer X count source selection bit, and outputs a signal whose polarity is inverted each time the timer value reaches "0", from the CNTRo pin.

When the CNTRo active edge switch bit is "0", the output of the CNTRo pin is started with an "H" output.

At "1", this output is started with an "L" output. When using a timer in this mode, set the port P14 direction register to output mode.

• Event Counter Mode

The operation in the event counter mode is the same as that in the timer mode except that the timer counts the input signal from the CNTR₀ pin.

When the CNTRo active edge switch bit is "0", the timer counts the rising edge of the CNTRo pin. When this bit is "1", the timer counts the falling edge of the CNTRo pin.

• Pulse Width Measurement Mode

When the CNTRo active edge switch bit is "0", the timer counts the signal selected by the timer X count source selection bit while the CNTRo pin is "H". When this bit is "1", the timer counts the signal while the CNTRo pin is "L".

In any mode, the timer count can be stopped by setting the timer X count stop bit to "1". Each time the timer overflows, the interrupt request bit is set.




Fig. 19 Structure of timer X mode register




Fig. 20 Timer count source set register




Fig. 21 Block diagram of timer X, timer 1 and timer 2

Serial Interface

●Serial I/O1

• Asynchronous serial I/O (UART) mode

Serial I/O1 can be used as an asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation when serial I/O1 is in operation.

Eight serial data transfer formats can be selected, and the transfer formats to be used by a transmitter and a receiver must be identical.

Each of the transmit and receive shift registers has a buffer register

(the same address on memory). Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the respective buffer registers. These buffer registers can also hold the next data to be transmitted and receive 2-byte receive data in succession.

By selecting "1" for continuous transmit valid bit (bit 2 of SIO1CON), continuous transmission of the same data is made possible.

This can be used as a simplified PWM.




Fig. 22 Block diagram of UART serial I/O




Fig. 23 Operation of UART serial I/O function

[Serial I/O1 control register] SIO1CON

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

[UART control register] UARTCON

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P11/TxD pin.

[UART status register] UARTSTS

The read-only UART status register consists of seven flags (bits 0 to 6) which indicate the operating status of the UART function and various errors. This register functions as the UART status register (UARTSTS) when selecting the UART.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the UART status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 mode selection bits MOD1 and MOD0 (bit 7 and 6 of the Serial I/O1 control register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "8116" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the continuous transmit valid bit (bit 2) becomes "1".

[Transmit/Receive buffer register] TB/RB

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7-bit, the MSB of data stored in the receive buffer is "0".

[Baud Rate Generator] BRG

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig. 24 Continuous transmission operation of UART serial I/O

• Universal serial bus (USB) mode

By setting bits 7 and 6 of the serial I/O1 control register (address 001A₁₆) to "11", the USB mode is selected.

This mode conforms to Low-Speed USB2.0 specification. In this mode serial I/O1 interrupt have 6 sources; USB in and out token receive, setup token receive, USB reset, suspend, and resume. The

USB status/UART status register functions as the USB status register (USBSTS). There is the USBVREFout pin for the USB reference voltage output, and a D-line with 1.5 k Ω external resistor can be pull up. USB mode block and USB transceiver block shown in figures 25 and 26.




Fig. 25 USB mode block diagram




Fig. 26 USB transceiver block diagram




Fig. 27 Structure of serial I/O1-related registers (1)




Fig. 28 Structure of serial I/O1-related registers (2)




Fig. 29 Structure of serial I/O1-related registers (3)




Fig. 30 Structure of serial I/O1-related registers (4)




Fig. 31 Structure of serial I/O1-related registers (5)

Note on using USB mode

Handling of SE0 signal in program (at receiving)

7534 group has the border line to detect as USB RESET or EOP (End of Packet) on the width of SE0 (Single Ended 0).

A response apposite to a state of the device is expected.

The name of the following short words which is used in table 5 shows as follow.

- •TKNE: Token interrupt enable (bit 6 of address 2016)
- •RSME: Resume interrupt enable (bit 5 of address 2016)
- •RSTE: USB reset interrupt enable (bit 4 of address 2016)
- •Spec: A response of the device requested by Low-Speed USB2.0 specification
- •SIE: Hardware operation in 7534 group
- •F/W: Recommendation process in the program
- •FEOPE: False EOP error flag (bit 2 of address 1916)
- •RxPID: Token interrupt flag (bit 7 of address 1F16)

Table 5 Relation of the width of SE0 and the state of the device

			State of	device		
Width of SE0		Idle state TKNE = X RSME = 0 RSTE =1	End of Token in transaction TKNE = 1 RSME = 0 RSTE =1	End of data or handshake in transaction TKNE = 0 RSME = 0 RSTE = 0 or 1		Suspend state TKNE = 0 RSME = 1 RSTE = 0
0 μ s 0.5 μ s	Spec	Ignore Keep counting suspend timer	Ignore Not detected as EOP(in case of no detection EOP, SIE returns idle state as time out. FEOPE flag is set.)	Ignore Not detected as EOP(in case of no detection EOP, SIE returns idle state as timeup. FEOPE flag is set.)	Spec	Reset or resume
	F/W Spec	Not acknowledge Keep alive	Not acknowledge EOP	Wait for the next EOP flag EOP		
0.5 µ s	SIE	Initialize suspend timer count value	Token interrupt request	Set EOP flag		
2.5 µ s	F/W	Not acknowledge	Token interrupt processing execute	After checking the set of EOP flag, go to the next processing	SIE	Reset interrupt
	Spec	Keep alive or Reset	EOP or Reset	EOP or Reset		request
	SIE	may determine as keep alive and Reset interrupt	may determine as EOP and Reset interrupt	may determine as EOP and Reset interrupt		
2.5 μ s 2.67 μ s	F/W	Keep alive in case of no interrupt request Reset processing in case of interrupt request	RxPID = 1> Token interrupt processing RxPID = 0> Reset interrupt processing	Continue the processing in case of no interrupt request Reset processing in case of interrupt request	F/W	Reset interrupt processing
	Spec	Reset	Reset	Reset		Resume interrupt processing
2.67 µ s	SIE	Reset interrupt request	Reset interrupt request	Reset interrupt request]	
	F/W	Reset processing	Reset processing	Reset processing		

[•] Function of USBPID control register 0 (address 002316)

Bit 4 (STALL handshake control for OUT token) of this register is forcibly set by SIE under the special condition shown below. Set condition; when PID of data packet = DATA0 (incorrect PID) in the status stage of the control read transfer.

• SYNC field at reception

Normally, the SYNC field consists of "KJKJKK" (8 bits). However, as for SIE of the 7534 Group, when the low-order 6 bits are "KJKJKK", it is determined as SYNC.



Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

[Serial I/O2 control register] SIO2CON

The serial I/O2 control register contains 8 bits which control various serial I/O functions.

- For receiving, set "0" to bit 3.
- When receiving, bit 7 is cleared by writing dummy data to serial I/ O2 register after shift is completed.
- Bit 7 is set earlier a half cycle of shift clock than completion of shift operation. Accordingly, when checking shift completion by using this bit, the setting is as follows:
 - (1) check that this bit is set to "1",
 - (2) wait a half cycle of shift clock,
 - (3) read/write to serial I/O2 register.




Fig. 32 Structure of serial I/O2 control registers




Fig. 33 Block diagram of serial I/O2

Serial I/O2 operation

By writing to the serial I/O2 register(address 003116) the serial I/O2 counter is set to "7".

After writing, the SDATA pin outputs data every time the transfer clock shifts from a high to a low level. And, as the transfer clock shifts from a low to a high, the SDATA pin reads data, and at the same time the contents of the serial I/O2 register are shifted by 1 bit.

When the internal clock is selected as the transfer clock source, the following operations execute as the transfer clock counts up to 8.

- Serial I/O2 counter is cleared to "0".
- Transfer clock stops at an "H" level.
- Interrupt request bit is set.
- Shift completion flag is set.

Also, the SDATA pin is in a high impedance state after the data transfer is complete. Refer to Figure 34.

When the external clock is selected as the transfer clock source, the interrupt request bit is set as the transfer clock counts up to 8, but external control of the clock is required since it does not stop. Notice that the SDATA pin is not in a high impedance state on the completion of data transfer.




Fig. 34 Serial I/O2 timing (LSB first)

A/D Converter

The functional blocks of the A/D converter are described below.

[A/D conversion register] AD

The A/D conversion register is a read-only register that stores the result of A/D conversion. Do not read out this register during an A/D conversion.

[A/D control register] ADCON

The A/D control register controls the A/D converter. Bit 2 to 0 are analog input pin selection bits. Bit 4 is the AD conversion completion bit. The value of this bit remains at "0" during A/D conversion, and changes to "1" at completion of A/D conversion.

A/D conversion is started by setting this bit to "0".

[Comparison voltage generator]

The comparison voltage generator divides the voltage between Vss and VREF by 1024 by a resistor ladder, and outputs the divided voltages. Since the generator is disconnected from VREF pin and Vss pin, current is not flowing into the resistor ladder.

[Channel Selector]

The channel selector selects one of ports P27/AN7 to P20/AN0, and inputs the voltage to the comparator.

[Comparator and control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores its result into the A/D conversion register. When A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Because the comparator is constructed linked to a capacitor, set f(XIN) to 500 kHz or more during A/D conversion.




Fig. 35 Structure of A/D control register




Fig. 36 Structure of A/D conversion register




Fig. 37 Block diagram of A/D converter

Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway. The watchdog timer consists of an 8-bit watchdog timer H and an 8-bit watchdog timer L, being a 16-bit counter.

Standard operation of watchdog timer

The watchdog timer stops when the watchdog timer control register (address 003916) is not set after reset. Writing an optional value to the watchdog timer control register (address 003916) causes the watchdog timer to start to count down. When the watchdog timer H underflows, an internal reset occurs. Accordingly, it is programmed that the watchdog timer control register (address 003916) can be set before an underflow occurs.

When the watchdog timer control register (address 003916) is read, the values of the high-order 6-bit of the watchdog timer H, STP instruction disable bit and watchdog timer H count source selection bit are read.

Initial value of watchdog timer

By a reset or writing to the watchdog timer control register (address 003916), the watchdog timer H is set to "FF16" and the watchdog timer L is set to "FF16".

Operation of watchdog timer H count source selection bit

A watchdog timer H count source can be selected by bit 7 of the watchdog timer control register (address 003916). When this bit is "0", the count source becomes a watchdog timer L underflow signal. The detection time is 174.763 ms at f(XIN)=6 MHz.

When this bit is "1", the count source becomes f(XIN)/16. In this case, the detection time is 683 μ s at f(XIN)=6 MHz.

This bit is cleared to "0" after reset.

Operation of STP instruction disable bit

When the watchdog timer is in operation, the STP instruction can be disabled by bit 6 of the watchdog timer control register (address 0039₁₆).

When this bit is "0", the STP instruction is enabled.

When this bit is "1", the STP instruction is disabled, and an internal reset occurs if the STP instruction is executed.

Once this bit is set to "1", it cannot be changed to "0" by program.

This bit is cleared to "0" after reset.




Fig. 38 Block diagram of watchdog timer




Fig. 39 Structure of watchdog timer control register

Reset Circuit

The microcomputer is put into a reset status by holding the $\overline{\text{RESET}}$ pin at the "L" level for 15 µs or more when the power source voltage is 4.1 to 5.5 V and XIN is in stable oscillation.

After that, this reset status is released by returning the RESET pin to the "H" level. The program starts from the address having the contents of address FFFD16 as high-order address and the contents of address FFFC16 as low-order address.

Note that the reset input voltage should be 0.82 V or less when the power source voltage passes 4.1 V.




Fig. 40 Example of reset circuit




Fig. 41 Timing diagram at reset

	Address Register contents
(1) Port P0 direction register	000116 0016
(2) Port P1 direction register	000316 X 0 0 0 0 0 0 0
(3) Port P2 direction register	000516 0016
(4) Port P3 direction register	000716 0016
(5) Port P4 direction register	000916 X X X X X X X 0 0
(6) Pull-up control register	001616 FF16
(7) USB/UART status register	001916 1 0 0 0 0 0 1
(8) Serial I/O1 control register	001A16 0216
(9) UART control register	001B ₁₆ 1 1 1 0 0 0 0 0
(10) USB data toggle synchronization register	001D16 0 1 1 1 1 1 1 1
(11) USB interrupt source discrimination register 1	001E16 0 1 1 1 1 1 1 1
(12) USB interrupt source discrimination register 2	001F16 0 1 1 1 0 0 1 1
(13) USB interrupt control register	002016 0 0 0 0 0 1 1 1
(14) USB transmit data byte number set register 0	002116 0016
(15) USB transmit data byte number set register 1	002216 0016
(16) USBPID control register 0	002316 0 0 0 0 0 1 1 1
(17) USBPID control register 1	002416 0 0 1 1 1 1 1 1
(18) USB address register	002516 1 0 0 0 0 0 0 0
(19) USB sequence bit initialization register	002616 1 1 1 1 1 1 1 1
(20) USB control register	002716 0 0 1 1 1 1 1 1
(21) Prescaler 12	002816 FF ₁₆
(22) Timer 1	002916 0116
(23) Timer 2	002A16 0016
(24) Timer X mode register	002B16 0016
(25) Prescaler X	002C16 FF ₁₆
(26) Timer X	002D16 FF ₁₆
(27) Timer count source set register	002E16 0016
(28) Serial I/O2 control register	003016 0016
(29) A/D control register	003416 1016
(30) MISRG	003816 0016
(31) Watchdog timer control register	003916 0 0 1 1 1 1 1 1
(32) Interrupt edge selection register	003A16 0016
(33) CPU mode register	003B16 1 0 0 0 0 0 0 0
(34) Interrupt request register 1	003C16 0016
(35) Interrupt control register 1	003E16 0016
(36) Processor status register	(PS) X X X X X 1 X X
(37) Program counter	(PCH) Contents of address FFFD16
	(PCL) Contents of address FFFC16
	Note X : Undefined

Fig. 42 Internal status of microcomputer at reset

Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT.

Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. (An external feed-back resistor may be needed depending on conditions.)

Oscillation control

Stop mode

When the STP instruction is executed, the internal clock ϕ stops at an "H" level and the XIN oscillator stops. At this time, timer 1 is set to "0116" and prescaler 12 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 12 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used.

f(XIN)/16 is forcibly connected to the input of prescaler 12.

When an external interrupt is accepted, oscillation is restarted but the internal clock o remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic oscillator is used, some time is required until a start of oscillation.

In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable.

Wait mode

If the WIT instruction is executed, the internal clock of stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting clock which is XIN divided by 16, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.

Note

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 12 after fully appreciating the oscillation stabilization time of the oscillator to be used.

Clock mode

Operation is started by an on-chip oscillator after releasing reset. A division ratio (1/1,1/2,1/8) is selected by setting bits 7 and 6 of the CPU mode register after releasing it.




Fig. 43 External circuit of ceramic resonator




Fig. 44 External clock input circuit




Fig. 45 Structure of MISRG






Fig. 46 Block diagram of system clock generating circuit (for ceramic resonator)

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD instruction after executing one instruction before the ADC instruction or SBC
- In the decimal mode, the values of the N (negative), V (overflow) and Z (zero) flags are invalid.

Timers

- When n (0 to 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When a count source of timer X is switched, stop a count of timer X.

Ports

• The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.

It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.

For setting direction registers, use the LDM instruction, STA in-

- As for the 36-pin version, set "1" to each bit 6 of the port P3 direction register and the port P3 register.
- As for the 32-pin version, set "1" to respective bits 5, 6, 7 of the port P3 direction register and port P3 register.

A/D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is 500kHz or more during A/D conversion. Do not execute the STP instruction during A/D conversion.

Watchdog Timer

The internal reset may not be generated correctly in the middle-speed mode, depending on the underflow timing of the watchdog timer. When using the watchdog timer, operate the MCU in any mode other than the middle-speed mode (i.e., high-speed, low-speed or doublespeed mode).

Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the machine-language instruction table.

The frequency of the internal clock f is the same as that of the XIN in double-speed mode, twice the XIN cycle in high-speed mode and 8 times the X_{IN} cycle in middle-speed mode.

Note on Stack Page

When 1 page is used as stack area by the stack page selection bit, the area which can be used as stack depends on RAM size. Especially, be careful that the RAM area varies in Mask ROM version, One Time PROM version and Emulator MCU.

NOTES ON USE

Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, an electrolytic or a ceramic capacitor of 1.0 µF is recommended.

Handling of USBVREFOUT Pin

In order to prevent the instability of the USBVREFOUT output due to external noise, connect a capacitor as bypass capacitor between USBVREFOUT pin and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor, a ceramic or electrolytic capacitor of 0.22 μF is recommended.

USB Communication

- In applications requiring high-reliability, we recommend providing the system with protective measures such as USB function initialization by software or USB reset by the host to prevent USB communication from being terminated unexpectedly, for example due to external causes such as noise.
- When USB suspend mode with TTL level on P10, P12, P13 input level selection bit (bit 3 of address 1716) set to "1", suspend current as Icc might be greater than 300 µA as a spec. [Countermeasure]

There are two countermeasures by software to avoid it as follows.

- (1) Change from TTL input level to CMOS input level for P10, P12, P13 port input.
- (2) Change from TTL input level to CMOS input level before STP instruction in suspend routine;
 - then after RESUME or Remote wake up interrupt, return to TTL input level from CMOS input level. That is shown in Figure 47.






Fig. 47 Countermeasure (2) by software

One Time PROM Version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.

To improve the noise reduction, connect a track between CNVss pin and Vss pin with 1 to 10 k Ω resistance.

The mask ROM version track of CNVss pin has no operational interference even if it is connected via a resistor.

Electric Characteristic Differences Among Mask ROM and One Time PROM Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation among mask ROM and One Time PROM version MCUs due to the differences in the manufacturing processes.

When manufacturing an application system with One Time PROM version and then switching to use of the mask ROM version, perform sufficient evaluations for the commercial samples of the mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

Note on A/D Converter

Method to stabilize A/D Converter is described below.

(a) A/D conversion accuracy could be affected for Bus Powered*1 USB devices, while the communicating.

Figure 48 shows the method to stabilize A/D conversion accuracy, inserting a capacitor between Vref and Vss.

*1: Power supplied by USB Vcc BUS.




Fig. 48 Method to stabilize A/D conversion accuracy

(b) It is recommended for A/D accuracy to avoid converting while USB communication, and use average value of several converted values.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM produc-

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk
- * For the mask ROM confirmation and the mark specifications. refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com).

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 6 Special programming adapter

Package	Name of Programming Adapter
PLQP0032GB-A	PCA7435GPG03
PRSP0036GA-A	PCA7435FP, PCA7435FPG02
PRDP0042BA-A	PCA7435SP, PCA7435SPG02

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 49 is recommended to verify programming.




Fig. 49 Programming and testing of One Time PROM version

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 7 Absolute maximum ratings

Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Power source voltage	ре		-0.3 to 7.0	V
Vı	Input voltage	P00-P07, P10-P16, P20-P27, P30- P37, VREF, P40, P41	All voltages are	-0.3 to Vcc + 0.3	V
Vı	Input voltage	RESET, XIN	based on Vss. Output transistors	-0.3 to Vcc + 0.3	V
Vı	Input voltage	CNVss (Note 1)	are cut off.	-0.3 to 13	V
Vo	Output voltage	P00-P07, P10-P16, P20-P27, P30- P37, XOUT, USBVREFOUT, P40, P41		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	(Note 2)	Ta = 25°C	1000 (Note 3)	mW
Topr	Operating temperature			-20 to 85	°C
Tstg	Storage temperature	9		-40 to 125	°C

Notes 1: It is a rating only for the One Time PROM version. Connect to Vss for mask ROM version.

^{2:} The rating value depends on packages.

^{3:} This is the value for 42-pin version.

The value of the 36-pin version is 300 mW. The value of the 32-pin version is 200 mW.

Recommended Operating Conditions

Table 8 Recommended operating conditions

(Vcc = 4.1 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			
Symbol			Min.	Тур.	Max.	Unit
Vcc	Power source voltage	f(XIN) = 6 MHz	4.1	5.0	5.5	V
Vss	Power source voltage			0		V
VREF	Analog reference voltage		2.0		Vcc	V
VIH	"H" input voltage	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	0.8 Vcc		Vcc	V
VIH	"H" input voltage (TTL input level selected)	P10, P12, P13, P36, P37	2.0		Vcc	V
VIH	"H" input voltage	RESET, XIN	0.8 Vcc		Vcc	V
VIH	"H" input voltage	D+, D-	2.0		3.6	V
VIL	"L" input voltage	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	0		0.3 Vcc	V
VIL	"L" input voltage (TTL input level selected)	P10, P12, P13, P36, P37	0		0.8	V
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	D+, D-	0		0.8	V
VIL	"L" input voltage	XIN	0		0.16Vcc	V
I OH(peak)	"H" total peak output current (Note 1)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-80	mA
I OL(peak)	"L" total peak output current (Note 1)	P00–P07, P10–P16, P20–P27, P37, P40, P41			80	mA
I OL(peak)	"L" total peak output current (Note 1)	P30-P36			60	mA
I OH(avg)	"H" total average output current (Note 1)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-40	mA
l OL(avg)	"L" total average output current (Note 1)	P00–P07, P10–P16, P20–P27, P37, P40, P41			40	mA
l OL(avg)	"L" total average output current (Note 1)	P30-P36			30	mA
IOH(peak)	"H" peak output current (Note 2)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-10	mA
IOL(peak)	"L" peak output current (Note 2)	P00–P07, P10–P16, P20–P27, P37 , P40, P41			10	mA
IOL(peak)	"L" peak output current (Note 2)	P30-P36			30	mA
IOH(avg)	"H" average output current (Note 3)	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41			-5	mA
IOL(avg)	"L" average output current (Note 3)	P00-P07, P10-P16, P20-P27, P37, P40, P41			5	mA
IOL(avg)	"L" average output current (Note 3)	P30-P36			15	mA
f(XIN)	Oscillation frequency (Note 4) at ceramic oscillation or external clock input	VCC = 4.1 to 5.5 V Double-speed mode			6	MHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

^{2:} The peak output current is the peak current flowing in each port.

3: The average output current IoL (avg), IOH (avg) in an average value measured over 100 ms.

4: When the oscillation frequency has a duty cycle of 50 %.

Electrical Characteristics

Table 9 Electrical characteristics (1) (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Parameter	Test conditions	Limits			Unit
Symbol		Falametei	rest conditions	Min.	Тур.	Max.	Unit
Vон	"H" output voltage	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41 (Note 1)	IOH = -5 mA VCC = 4.1 to 5.5 V	Vcc-1.5			V
			IOH = -1.0 mA VCC = 4.1 to 5.5 V	Vcc-1.0			V
Vон	"H" output voltage	D+, D-	Vcc = 4.4 to 5.25 V Pull-down through 15k Ω ±5 % for D+, D- Pull-up through 1.5k Ω ±5 % by USBVREFOUT for D- (Ta = 0 to 70 °C)	2.8		3.6	V
VoL	"L" output voltage	P00–P07, P10–P16, P20–P27, P37, P40, P41	IOL = 5 mA VCC = 4.1 to 5.5 V			1.5	V
			IOL = 1.5 mA VCC = 4.1 to 5.5 V			0.3	V
VoL	"L" output voltage	D+, D-	VCC = 4.4 to 5.25 V Pull-down through 15k Ω ±5 % for D+, D- Pull-up through 1.5k Ω ±5 % by USBVREFOUT for D-(Ta = 0 to 70 °C)			0.3	V
VoL	"L" output voltage	P30-P36	IOL = 15 mA VCC = 4.1 to 5.5 V			2.0	V
			IOL = 1.5 mA VCC = 4.1 to 5.5 V			0.3	V
VT+-VT-	Hysteresis	D+, D-			0.15		V
VT+-VT-	Hysteresis	CNTR ₀ , INT ₀ , INT ₁ (Note 2), P00–P07(Note 3)			0.4		V
VT+-VT-	Hysteresis	RXD, SCLK, SDATA (Note 2)			0.5		V
VT+-VT-	Hysteresis	RESET			0.5		V
lін	"H" input current	P00-P07, P10-P16, P20-P27, P30-P37, P40, P41	VI = VCC (Pin floating. Pull-up transistors "off")			5.0	μA
lін	"H" input current	RESET	VI = VCC			5.0	μA
lін	"H" input current	XIN	VI = VCC		4		μA
lıL	"L" input current	P00–P07, P10–P16, P20–P27, P30–P37, P40, P41	VI = VSS (Pin floating. Pull-up transistors "off")			-5.0	μА
lıL	"L" input current	RESET, CNVss	VI = VSS			-5.0	μA
lıL	"L" input current	XIN	VI = VSS		-4		μA
liL	"L" input current	P00-P07, P30-P37	VI = VSS (Pull-up transistors"on")		-0.2	-0.5	mA
VRAM	RAM hold voltage		When clock stopped	2.0		5.5	V

Note 1: P11 is measured when the P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

^{2:} RXD, SCLK, SDATA, INTo and INT1 have hystereses only when bits 0, 1 and 2 of the port P1P3 control register are set to "0" (CMOS level).

^{3:} It is available only when operating key-on wake-up.

Table 10 Electrical characteristics (2)

(VCC = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Ch. a.l	Danamatan	Took oon ditions		Limits			1144
Symbol	Parameter	l est conditions	Test conditions		Тур.	Max.	Unit
Icc	Power source current	Double-speed mode, f(XIN) = 6 MHz, Output transistors "off"			6	10	mA
		f(XIN) = 6 MHz, (in WIT state) Output transistors "off"			1.6	3.2	mA
		Increment when A/D conversion is executed f(XIN) = 6 MHz, Vcc = 5 V			0.8		mA
		All oscillation stopped (in STP state)	Ta = 25 °C		0.1	1.0	μA
		Output transistors "off"	Ta = 85 °C			10	μA
		Vcc = 4.4 V to 5.25 V Oscillation stopped in USB mode USB (SUSPEND), (pull-up resistor output included) (Fig. 48)	Ta = 0 to 70 °C			300	μA

A/D Converter Characteristics

Table 11 A/D Converter characteristics (1) (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Doromotor	Toot conditions		Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
_	Resolution				10	Bits	
_	Linearity error	VCC = 4.1 to 5.5 V			±3	LSB	
		Ta = 25 °C					
_	Differential nonlinear error	Vcc = 4.1 to 5.5 V			±0.9	LSB	
		Ta = 25 °C					
Vот	Zero transition voltage	VCC = VREF = 5.12 V	0	5	20	mV	
VFST	Full scale transition voltage	VCC = VREF = 5.12 V	5105	5115	5125	mV	
tCONV	Conversion time				122	tc(XIN)	
RLADDER	Ladder resistor			55		kΩ	
IVREF	Reference power source input current	VREF = 5.0 V	50	150	200	μA	
		VREF = 3.0 V	30	70	120	μΑ	
lı(AD)	A/D port input current				5.0	μA	




Fig. 50 Power source current measurement circuit in USB mode at oscillation stop

Timing Requirements

Table 12 Timing requirements (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Complete all	Davastan		Limits		11.21
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	15			μs
tc(XIN)	External clock input cycle time	166			ns
twh(XIN)	External clock input "H" pulse width	70			ns
twL(XIN)	External clock input "L" pulse width 70				ns
tc(CNTR)	CNTRo input cycle time	200			ns
twH(CNTR)	CNTRo, INTo, INT1 input "H" pulse width	80			ns
twL(CNTR)	CNTRo, INTo, INT1 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O2 clock input cycle time	1000			ns
twh(Sclk)	Serial I/O2 clock input "H" pulse width 400				ns
twL(ScLK)	Serial I/O2 clock input "L" pulse width 400				ns
tsu(SDATA-SCLK)	Serial I/O2 input set up time			ns	
th(SCLK-SDATA)	Serial I/O2 input hold time	200			ns

Switching Characteristics

Table 13 Switching characteristics (Vcc = 4.1 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Comple of	Dorometer	Lin	Linit		
Symbol	Symbol Parameter		Тур.	Max.	Unit
twh(Sclk)	Serial I/O2 clock output "H" pulse width	tc(Sclk)/2-30			ns
twL(Sclk)	Serial I/O2 clock output "L" pulse width	tc(Sclk)/2-30			ns
td(SCLK-SDATA)	Serial I/O2 output delay time			140	ns
tv(SCLK-SDATA)	Serial I/O2 output valid time 0				ns
tr(SCLK)	Serial I/O2 clock output rising time			30	ns
tf(SCLK)	Serial I/O2 clock output falling time			30	ns
tr(CMOS)	CMOS output rising time (Note)		10	30	ns
tf(CMOS)	CMOS output falling time (Note)		10	30	ns
tr(D+), tr(D-)	USB output rising time, CL = 200 to 450 pF, Ta = 0 to 70 °C, Vcc = 4.4 to 5.25 V	75	150	300	ns
tf(D+), tf(D-)	USB output falling time, CL = 200 to 450 pF, Ta = 0 to 70 °C, Vcc = 4.4 to 5.25 V	75	150	300	ns

Notes: XOUT pin is excluded.




Fig. 51 Output switching characteristics measurement circuit




Fig. 52 Timing chart

Description of improved USB function for 7534 Group

Table 14 Description of improved USB function for 7534 Group

No.	Parameter	7532/7536 Group	7534 Group
1	Response at Control transfer	Not deal with the host which performs the Control	Connectable to the host which performs the Con-
		transfer in parallel to plural device.	trol transfer in parallel to plural device.
2	D+/D- transceiver circuit	USB function can be used only at the condition of	Deal with the the following USB Spefification Rev.
		CL = 150 pF to 350 pF.	1.1.
			CL = 200 pF to 450 pF,
			Trise and Tfall: 75 ns to 300 ns,
			Tr/Tf: 80 % to 125 %,
			Cross over Voltage: 1.3 V to 2.0 V.
3	Power dissipation at Suspend	Rating is Max. 300 µA not including the output cur-	Rating is Max. 300 µA including the output current
		rent of USBVREFOUT.	of USBVREFOUT, by low-power dissipation of D+/
			D- input circuit and 3.3 V-regulator.
4	STALL in Status stage	ACK is returned once to OUT (DATA0) to be valid	STALL is set automaticcally by hardware when
		in Status stage.	OUT (DATA0) is received in Status stage.
5	6-bit decode of SYNC field	SYNC is detected only when 8-bit full code (8016)	SYNC is detected only the low-order 6 bits even if
		is complete.	the high-order 2 bits are corrupted.

Differences among 32-pin, 36-pin and 42-pin

The 7534 Group has three package types, and each of the number of I/O ports are different. Accordingly, when the pins which have the function except a port function are eliminated, be careful that the functions are also eliminated.

Table 15 Differences among 32-pin, 36-pin and 42-pin

I/O port	42-pin SDIP	36-pin SSOP	32-pin LQFP
Port P1	P10-P16 (7-bit structure)	P10-P14 (5-bit structure)	P10-P14 (5-bit structure)
Port P2	P20-P27 (8-bit structure)	P20-P27 (8-bit structure)	P20-P25 (6-bit structure)
	(A/D converter 8-channel)	(A/D converter 8-channel)	(A/D converter 6-channel)
Port P3	P30-P37 (8-bit structure)	P30-P35, P37 (7-bit structure)	P30-P34 (5-bit structure)
	(INTo, INTo available)	(INTo available)	(INT function not available)
Port P4 P40, P41 (2-bit structure)		No port	No port



Additionally, there are differences of SFR usage and functional definitions.

Table 16 Differences among 32-pin, 36-pin and 42-pin (SFR)

Register (Address)	42-pin SDIP	36-pin SSOP	32-pin LQFP
Port P1/Direction	Bit 7 not available	Bits 5 to 7 not available	Bits 5 to 7 not available
(0216/0316)			
Port P2/Direction	All bits available	All bits available	Bits 6 and 7 not available
(0416/0516)			
Port P3/Direction	All bits available	Bit 6 not available	Bits 5 to 7 not available
(0616/0716)			
Port P4/Direction	Bits 2 to 7 not available	All bits not available	All bits not available
(0816/0916)			
Pull-up control	Bit 6 definition:	Bit 6 definition:	Bits 6 and 7 not available
(1616)	"P35, P36 pull-up control"	"P35 pull-up control"	
	Bit 7 definition:	Bit 7 definition:	
	"P37 pull-up control"	"P37 pull-up control"	
Port P1P3 control	Bit 0 definition:	Bit 0 definition:	Bits 0 and 1 not available
(1716)	"P37/INTo input level selection"	"P37/INTo input level selection"	
	Bit 1 definition:	Bit 1 not available	
	"P36/INT1 input level selection"		
A/DControl	Bits 0 to 2	Bits 0 to 2	Bits 0 to 2
(3416)	"Input pins selected by setting these	"Input pins selected by setting these	"Input pins selected by setting these
	bits to 000 to 111"	bits to 000 to 111"	bits to 000 to 101"
Interrupt edge	Bit 0 definition	Bit 0 definition	Bits 0, 1 and 4 not available
selection	"INTo interrupt edge selection"	"INTo interrupt edge selection"	
(3A ₁₆)	Bit 1 definition	Bits 1 and 4 not available	
	"INT1 interrupt edge selection"		
	Bit 4 definition		
	"Serial I/O1, INT1 interrupt selection"		
Interrupt request	Bit 1 definition	Bit 1 definition	Bit 1 definition
(3C ₁₆)	"UART transmission, USB (except IN),	"UART transmission, USB (except IN)"	"UART transmission, USB (except IN)"
	INT1"	Bit 2 definition	Bit 2 not available
	Bit 2 definition	"INTo"	
	"INTo"		
Interrupt control	Bit 1 definition	Bit 1 definition	Bit 1 definition
(3E16)	"UART transmission, USB (except IN),	"UART transmission, USB (except IN)"	"UART transmission, USB (except IN)"
	INT1"	Bit 2 definition	Bit 2 not available
	Bit 2 definition	"INTo"	
	"INTo"		



Description supplement for use of USB function stably




Fig. 53 Handling of Vcc, USBVREFOUT pins of M37534M4-XXXFP, M37534E8FP




Fig. 54 Handling of Vcc, USBVREFOUT pins of M37534M4-XXXGP






Fig. 55 Handling of Vcc, USBVREFOUT pins of M37534E8SP, M37534M4-XXXSP, M37534RSS

PACKAGE OUTLINE


PLQP0032GB-A



PRSP0036GA-A



PRDP0042BA-A



REVISION HISTORY

7534 Group DATA SHEET

Rev.	Date		Description
		Page	Summary
1.00	Jan. 18, 2000	_	First edition issued
1.10	Jun. 14, 2000	2 5 8 34 43 44 48 49 50	package type revised; 32P6B-A \rightarrow 32P6U-A package type revised; 32P6B-A \rightarrow 32P6U-A package type revised; 32P6B-A \rightarrow 32P6U-A Description revised; RESET "L" pulse width 2 μ s \rightarrow 15 μ s Table 11 revised; Absolute accuracy (excluding quantization error) \rightarrow Linearity error Table 12 revised; tw(RESET): 2 \rightarrow 15 Fig. 51 Description ①, ② revised Fig. 52 Description ①, ② and package type revised; 32P6B-A \rightarrow 32P6U-A Fig. 53 Description ①, ② revised Package outline revised; 32P6B-A \rightarrow 32P6U-A
1.20	Sep. 5, 2000	34	Character fonts errors revised
1.30	Sep. 15, 2001	All pages 7 8 9 15 23 29 38 39 40 46	The following caution is eliminated; "PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change." Table 1 Function description of Vss, Vcc revised. Fig. 7 "M37534E4" added, "Under development" eliminated. Table 2 M37534E4GP added. "Note on stack page" added. "Note on stack page" added. Fig. 15 Ports P36, P37 revised. Description revised; 5 sources \rightarrow 6 sources, "setup token receive" added. μ sec. \rightarrow μ s NOTES ON PROGRAMMING "Note on Stack Page" added. Handling of Power Source Pin; 0.1 μ F \rightarrow 1.0 μ F, a ceramic capacitor \rightarrow an electrolytic or a ceramic capacitor Handling of USBVREFOUT Pin; 0.1 μ F \rightarrow 0.22 μ F DATA REQUIRED FOR MASK ORDERS revised. Table 6 32P6U-A added. Name of Programming Adapter revised. Note 3 revised. Table 14 7532 Group \rightarrow 7532/7536 Group
2.00	Jun. 21, 2004	All pages 38 39 51	Words standardized: On-chip oscillator, A/D converter Electric Characteristic Difference Among Mask ROM and One Time PROM Version MCUs added. Note on Power Source Voltage added. DATA REQUIRED FOR MASK ORDERS revised. 32P6U-A revised.
3.00	Oct. 23, 2006	All pages 36 38	Package names "36P2R-A" → "PRSP0036GA-A" revised Package names "32P6U-A" → "PLQP0032GB-A" revised Package names "42P4B" → "PRDP0042BA-A" revised "USB Spec. Rev.1.1" → "Low-Speed USB2.0 specification" revised Clock Generating Circuit; "No external resistor is needed resistor exists on- chip." → "No external resistor is needed depending on conditions.) Fig. 43; Pulled up added, NOTE added Fig. 46; NOTE 2 added NOTES ON PROGRAMMING; Watchdog Timer added NOTES ON USE; USB Communication added

REVISION HISTORY

7534 Group DATA SHEET

Rev.	Date	Description			
		Page	Summary		
3.00	Oct. 23, 2006	39 51, 52	NOTES ON USE; Note on A/D Converter added PACKAGE OUTLINE revised		

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure in the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510